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plans for 1995. OCR Output
3, we describe outstanding items to successfully complete the RD2 project, and our
In section 2, we describe RD2 developments in 1994 for each of these areas. In section
electronics requirements at LHC,
the development of a detector module satisfying both the mechanical and
the development of a prototype readout satisfying LHC specifications,
track/preshower detectors,
the development of front-end electronics adapted to large-area silicon
data from RD2 towards a long-term model of detector behavior at LHC,
key radiation measurements of silicon detectors, and a synthesis of existing
in 1994 on:
RD2. Subsequent to previous studies within RD2 [1,2], the collaboration concentrated
for items relevant to its successful completion. The Appendix lists publications from
The RD2 program is nearing completion and the collaboration seeks approval in 1995
momentum resolution appropriate to an LHC tracking.
signal:noise characteristics to ensure robust pattem recognition and good
have the required low occupancy, good position resolution and good
the detectors, when equipped with readout electronics developed by RD2,
the detectors can be operated at low operating voltages for moderate radii,
the technology is cost-effective and affordable,
advantages of large-area silicon tracking;
precision tracking close to an interaction region, the RD2 program demonstrates the
at LEP and CDF silicon vertex detectors have been successfully demonstrated for high
The development of RD2 has shown that silicon detectors can be used at LHC. While
large-area silicon tracking and/or preshower detector appropriate for LHC detectors.
The charge of the RD2 project was to evaluate and develop a robust and cost effective
1. INTRODUCTION.
annealing time.
where ot, the reverse current damage constant, is a function of temperature and
Volume
= ot<1> [1] OCR Output
Nr
The data were fitted using
temperatures were maintained before, during and after irradiation and measurements.
hour after the end of the irradiation and no annealing correction has been applied. The
fluence ® for four detectors. Each point corresponds to a measurement made about 1
Fig.] shows the diode reverse current at full depletion voltage plotted against proton
2.1.1 .l.Reverse Current
relativistic electrons (Ru source) were also performed.'°6
exposure. Charge collection efficiency measurements from current pulses induced by
about l hour after irradiation, and then regularly during several months after the
V) and capacitance-voltage (C-V) measurements (3-10 kHz) at each step of fluence,
current (I,) and the depletion voltage (VM) were obtained through current-voltage (I
temperature. The detectors were exposed in successive steps. The data for the reverse
containing an eutectic mixture (glycol/water/ice) determined to obtain the desired
after irradiation. During irradiation, they were exposed in a thermostatic box
To measure the low temperature behavior, detectors were kept in freezers before and
term operation. However at lower temperature, the reverse annealing effect is limited.
again after a certain time (reverse annealing), reaching several hundred volts for long
induced depletion voltage, which decreases initially with time (annealing), increases
characteristics is temperature dependent. At room temperature (R.T.) , the radiation
It has been found [4,5,6,7] that after irradiation the evolution of silicon detector
detectors irradiated to a fluence of 10cmand biased at 160 volts.[3]14 `2
integration time of 20 ns (typical of LHC operation) is better than 90 % for 300 pm
depletion. Moreover, at these temperatures, the charge collection efficiency for an
+10°C limits the diode reverse current and the bias voltage necessary to achieve full
proton fluence and of annealing time. It was found that operating the detectors below
of the charge, deposited by relativistic electrons, were measured as a function of the
The change of the diode reverse current, full depletion voltage and collection efficiency
maintained at these temperatures during several months after the end of irradiation.
fluences of ~ 1.1 10cm(absolute fluence calibration accuracy i 6 %), and*4 `22
+l0°C, 0°C and —20°C with 24 GeV/c protons at a flux of ~ 5 10cms, up to9 `2 l
High resistivity ion-implanted silicon pad detectors have been irradiated at +20"C,
DAMAGE
2.1.1. RECENT RESULTS ON SILICON DETECTOR RADIATION
2. 1. Radiation Studies
2. SUMMARY OF PROGRESS IN 1993-94
temperature. OCR Output
damage causing the observed rise in leakage current is independent of the irradiation
the Boltzmann relationship. It is therefore concluded that the stable radiation induced
The reverse current at various temperatures after long term annealing is consistent with
absolute temperature (1000/T).
stabilize (cxsmble). The values of umm, are plotted in fig.3 as a function of the reciprocal
increases with decreasing temperature and after several months (t—><>¤), ot tends to
The values of parameters are reported in table 1. The larger time constant, 92,
en) = A, e·· + A2 e= + A3 [2]‘·’°·*’°
pararnetrized as
except for the 20°C data where only one time constant was used. Thus ot was
of data can be split into two parts corresponding to different annealing time constants,
The behavior of ot, as a function of time after irradiation, is presented in tig. 2. Each set
temperature. The lines are the fits obtained from eq.l
function of proton fluence for detectors irradiated and always kept at the indicated
Fig.l - Volume leakage current (measured ~ 1 hour after the end of irradiation) as a
Proton fluence [10 cm l12
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of each irradiation step. It is observed that for decreasing temperature, the fluence OCR Output
temperatures considered. All the measurements have been made one hour after the end
Fig.4 shows the behavior of the full depletion voltage VM versus fluence d> for the four
2.1 .1.2.Full Depletion Voltage
function of the reciprocal temperature.
Fig.3 - Leakage current damage coefficient, cxmblc, after annealing stabilization as a
1000/Temperature [K"]
·l 10
for detectors always kept at the indicated temperature.
Fig. 2 - Leakage current damage coefficient, ot, as a function of time after irradiation
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the time scale of our observations. OCR Output
20"C and after ~ 6 months at lO"C. For lower temperatures, this effect is not seen on
larger for decreasing temperature. A reverse annealing develops after ~ l0 days at
function of time after irradiation. For each temperature there is a short term annealing,
The evolution of New and VM normalized to the fluence are displayed in fig. 5 as a
of proton fluence for detectors irradiated and always kept at the indicated temperature.
Fig. 4 - Full depletion voltage, VM, (measured ~ 1 hour after irradiation) as a function
Proton fluence [10cm]`2`2
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fluence, the depletion voltage increases.
value at which thc inversion occurs (n-typc to p-type) dccrcascs and, for a given
charge carrier mobilities are higher. OCR Output
collection improvement either to annealing or to low temperature operation for which the
Although their efficiencies are slightly better, it is difficult to attribute their charge
and kept at temperatures between +20°C and -20°C and measured several months later.
On the same figure are indicated the charge collection efficiencies for detectors irradiated
obtain a =(5.61·0.6) l0`cmsfrom which it is found r = 180 ns for (D = 10p cm14 `28 z i
where t = l / a<I> is the charge carrier lifetime. For an integration time (At) of 20 ns, we
01400 = i91
irradiation. are fitted to
obtained from one detector, M48. irradiated and kept at R.T. and measured 1 hour after
volts. The charge collection time used for these measurements was 20 ns. The data
as a function of the proton fluence <D for detectors biased, with some exceptions. at 160
charge collection before irradiation, for relativistic electrons (E > 2 MeV) is shown in fig.6
The charge collection efficiency, the ratio of the charge collection after irradiation to the
Charge Collection E fjiciency
the indicated temperature.
normalized to proton fluence as a function of time after irradiation for detectors kept at
Fig. 5 — Evolution of effective impurity concentration, Nm, and depletion voltage, VM,
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both rt’ and rt` beams. OCR Output
temperatures, exposed to different beam momenta (from 150 to 450MeV/c) and to
the beam under various conditions. Detectors were maintained at various
beam was carried out at PSI. Several different detector configurations were exposed to
In June, 1994, a first irradiation of silicon detectors in a high intensity calibrated pion
2.1 .1.4.Preliminary Results on Pion Irradiations
detector M48 at R.T. obtained ~ l hour after the end of exposures.
of the irradiation and the measurement is also shown. The line is the tit obtained from
exceptions, at 160 V and kept at the indicated temperature. The time between the end
collection time of 20 ns as a function of proton fluence for detectors biased, with some
Fig. 6 - Charge collection efficiency, Qb,/Qb, for relativistic electrons and for a
Proton iluence [1 Ocm]`°'2
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approx. 1 yearanneallng
¤· Segrnentec detectors 24 x 24 mm‘ area. 64 stnps or pads. ~2¤°C
Q M14.M33 (avenge) -20“C 10 months annealing
0.7
A M¤0.M41 (average) 0"C 7 months annealing
O M44,M46 (average) »10"C 5 momns annealing
Z Mos ·20“C 8 momns annealing
—I- M48 »20"C t hour annealing
to l0°C.
IOp cmis found to be about 12% at R.T. and less for temperatures below or equalM `2
detectors. The charge collection deficit for a bias voltage of 160 volts and a fluence of
The data of the segmented detectors are in good agreement with those for l cm‘ pad
and 1`(ot) = ot [ot-0.5 (otf-1) ln ((ot+1)/ (ot-1))].
ot = Vb /Vfd is the overdepleted ratio used for measurement,
oto = Vw /Vfd_O is the nominal overdepletion ratio,
where smw = l—Q,,.,/Qc is the measured charge collection inefficiency,
[10]zem = em [1`(<¤»> / 1`(<x)] (WJ fw) (Vb / .Vb.0)
300 um is introduced using
to a bias voltage Vw = l6O V, a full depletion voltage VM = 80 V and a thickness wo
voltages (Vb), full depletion voltages (VM) and detector thicknesses (w). A correction
compensate for variations in the intemal electric field, when using different bias
to charge collection efficiency corrections (see appendix of ref [9]), required to
before the significance of this difference can be extracted. OCR Output
the values for neutrons (1.77) and protons (1.15). Further analysis will be required
extracted slope from these data, gy = 2.22 (1O`cm) appears somewhat higher than2 `l
change in N.]; induced by rt` and rt" beams appears approximately equivalent. The
cm". Also included are two measurements of detectors exposed to rt` beam. The
plotted for detectors exposed to 350MeV/c it" for fluence in the range 10—lOif*3 `°
In figure 8 the change in Neff versus fluence, measured 4»l2 days after the irradiation is
neutron and proton data. There is some evidence for some energy dependence.
lmonth annealing. The range of values from 2.2 to 4.1 brackets the values from
measured for segmented detectors, at 20°C, for various pion kinetic energies, after
presented here. Figure 7 shows the measured reverse bias current damage constant,
estimates of systematic uncertainties remain. Within these limitations two results are
on the available data. However, detailed studies remain to be carried out. ln particular
Measurements of the exposed detectors continue. Some analysis has been carried out
10
Figure 8 OCR Output
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employs a minimum of free parameters. Thus from [18] we take
satisfactory way if second order defect dynamics are assumed. Such a description
lt has been shown [18], that the reverse annealing can be parametrised in a very
is listed in table.2.
irradiation at different temperatures [l5,l7,20,22,23,24]. The average of these results
authors, who extracted it from the fluence dependence of the Neff shortly after
to fluence. The "donor-removal" constant, c, has been reported by several by several
second term describes the stable fraction of acceptor-like states generated proportional
NCC is strongly correlated with the initial shallow impurity concentration and the
NC((I>)= NC0 -(l —exp(—c·<1>))+gC -€I)
Where from [21]
ANc{{((I),I,T) = Ncffo - Ncff(®,t,T) = NC(q))+NY((D,[,T)
NY(F,t,T) increasing with time [18,19,20]:
The long term change A Neff. can be split into a stable fraction NC(F) and a component
term annealing.
constants of order years need be taken into account, therefore we neglect the short
much at O"C [18,19]. For the LHC operation only long term effects with time
This damage exhibits fast annealing at room temperature that is not slowed down very
states predominates, the initial n—type material inverts to p-type [12,1 3,1 4,15,1 6,17].
and to introduce deep donors and acceptors. Since the generation of acceptor-like
effect of radiation is to remove shallow impurity levels by creating defect complexes
shallow levels and charged deep levels. Before irradiation, Nam) = N B - NA. The
fixed charge q.N,,]y. The effective doping concentration, Neff, is composed of ionized
fully deplete a silicon detector of thickness, d, is directly related to the density of the
problem for operating the detectors. For homogeneous doping, the voltage required to
VM, because its increase at high fluences has been calculated to be the most severe
It is imperative to describe the radiation induced changes of the full depletion voltage
1MeV neutrons by the hardness factor, ie [11].
it is possible to relate the damage from a variety of radiation sources to monoenergetic
section D(E). This quantity has been calculated by several groups. Using this function
non—ionizing energy loss (NIEL) and hence with the displacement damage cross
The basic assumption used is that all bulk damage effects scale linearly with the total
description see [11]).
a ten year LHC scenario. The resulting projections are summarized here(for a full
behavior of silicon in the proposed inner tracking layers under various assumptions for
carried out by RD2 and others, the models have been used to predict the long term
and the charge collection efficiency have been studied. Based upon measurements
radiation damage on the operational voltage for full depletion, the reverse bias current,
Models for bulk damage in high resistivity silicon have been developed. The effects of
2.1.2. MODELING OF RADIATION DAMAGE EFFECTS
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NX0/<I>,,q gives the best fit for the damage constant gy.
and proton irradiated samples is shown in figures 9a and 9b. The average of the ratios
The plot of all NX0 values versus the appropriate l MeV equivalent fluence for neutron
kB -r
k(T) = k ·ex P-;) O P
constant):
dependence of the rate constant, the Arrhenius relation is used (kB = Boltzman’s
The fluence dependence is simply NX0 = gy —<I> and for the temperature
N (<D,t,T)=N -(l——;— -—— Y XO l+NXO(®,[,T)·k(T)·
13 OCR Output
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AI E-) T · ((p,t’T)=0[m .q>.§ij.j2
extracted activation energy is listed in table 4.
of the leakage current can therefore be written as in the following equation and the
.The results are plotted in fig 13. The full expression for the radiation induced change
for R(T), the damage constant are plotted as a function of the rescaled time ·c=®(T).t
g(¤¤) and applying the temperature normalization according to the above expression
to the time variable when plotting annealing data. Using the known values of ot,. and
simple pragmatic approach, by introducing a temperature dependent scale factor ®(T),
The fact that the annealing is slowed down at lower temperatures can be included in a
g(t)= Xa, -exp—,· {ai Elt {?\] 1
representative fit is obtained:
annealing functions (before and after inversion) at room temperature [17], a
exponentials [23,25]. Fit parameters vary between different authors. Taking just two
The full annealing curve after short term annealing can be fitted to a sum of
constant is extracted:ot ,,,, = AI(<I>,t —>¤<>,TR ) / (V - CD).
normalizing them to fluence and detector volume V, the current related damage
and therefore they were extracted from all available measurements (figure 12). By
the long term operation only the tinal values after complete annealing are of interest
has yet been reported for annealing temperatures at room temperatures or below. For
observed and in contrast to the effective doping concentration, no reverse annealing
found by many experiments [16,24,27]. After irradiation a continuous annelaing is
For the increase of the current with fluence, a constant generation rate, ot, has been
this parameter are listed.
gap, the parameter Eg is identical to the gap energy. In table 3, measured values for
lf the generation! recombination center is assumed to be exactly in the middle of the
I( T ) · B R
., R(T) =;..R= i.ex-..._·= ,.....1 T ( ) T 2 E1 1 (n p T 2 kTT
temperature T R = 20 °C and temperature T is given by [26]
process depends strongly on the temperature. The ratio of currents at room
the bulk, mainly from deep centers near the middle of the band gap. The generation
The leakage current after irradiation is dominated by generation of charge carriers in
2.1.2.1.Leakage Current
straight line gives the activation E, and the ‘frequency factor’ ko, for reverse annealing.
plot of all the data, neutron and proton, in the range 10 °C to 70 °C. The fit to the
be independent of the particle type causing damage. Figure ll shows the Arrhenius
presented in figure 10 and the slope gives gc. The rate constant k, above is expected to
difference NC-NCD, which is independent of the starting material, versus fluence is
the removal of shallow impurities is complete ( for d>Cq > 10n.cm ). A plot of the13 -2
From the above, it is seen that a plot of NC versus fluence should be a straight line if
I5 OCR Output
systematic errors due to the uncertainty in the generation of secondaries from the
In addition to the statistical errors indicated, the calculated fluence are subject to large
a typical maximum value following from noise and power dissipation considerations.
maximum of 150V after five years. The leakage current, however, remains below 2uA,
this thickness the depletion voltages for the inner layers start to exceed the typical
respectively. All simulated results are for 300 um thickness. It is clearly seen that for
of the damage for the depletion voltage and current are plotted in figures 16 and 17
assumed in the first three years, followed by 10cmsthereafter. The development34 `2 ']
temperature (20 °C) (see insert in fig.l5). An initial luminosity of 10cmswas33 `2 `l
temperature for all but a maintenance period of one month with the detectors at room
with detectors at 0 °C, followed by a period with detectors maintained at that
A typical year of operation was assumed to consist of a seven months beam period
2.1 .2.4.Results
capacitance and the corresponding noise, and results in less mechanical stability.
silicon, however reduces the active volume and hence the signal amplitude, increase
collection is also improved due to the shorter collection time required. Using thinner
scales quadratically and the generation current scales linearly with thickness. Charge
geometry. Generally it is beneficial to use thin detectors because the depletion voltage
All the operational parameters (Vdcp, , I, and AQ/AQ0) depend on the detector
reference [30].
The detector channel geometry used for the nine cylindrical layers follows from
used equivalent fluence per operational year (10’ s) for a luminosity of 10cms34 `2 "
studies, recently begun, were initiated to substantiate this approach. Table 5 shows the
damage constants were used for all charged hadrons. The pion induced damage
neutrons, the simulation for neutrons and charged hadrons was split. The proton
pions. Since there are small differences between damage constants for protons and
neutron albedo, whilst near the interaction point the main contribution comes from
using FLUKA code with DTUJET. The damage at outer radii is dominated by the
The radiation levels expected in the ATLAS inner detector have been calculated [29]
charge collection efficiency, for various time dependent fluxes and temperatures.
the evolution of the effective doping concentration Neff, the leakage current, I, and the
The above equations were implemented in a computer program to allow calculation of
2.1 .2.3 .S imulations
is in good agreement with the data (figure 14).
dependence of the trapping time constants was taken from [23]. The calculated shape
temperatures the increase of the mobilities was taken into account [26]. The fluence
the full collection time gives the collected charge. For extrapolation to lower
and holes (h) respectively, leads to a modification i( t ) · exp( ) Integration over7, T e h
Including homogeneous trapping with trapping time constantt; h for electrons (e)
trapping model slightly similar to that in [27]. Current pulse shape, i(t) is from [9].
For the calculation of signal loss for minimum ionizing particles (mips) we use a
2.1 .2.2.Charge Collection E jfciency
16 OCR Output
in proportional to the fluence for protons.
Figure lO.b) Extracted values for the stable fraction of acceptor—like states, introduced
<I> eq I 1 0 cm l12 ·2






in proportional to the fluence for neutrons.
Figure 10.a) Extracted values for the stable fraction of acceptor-like states, introduced






expected damage. The vertically crosshatched area in figure 18 shows the contribution
The error is estimated at 50% [29] which dominates the overall uncertainties in the





Figure l2.a)Final values of current annealing normalized to 20C per detector volume










Figure ll. Arrhenius plot of the rcvcrsc annealing rate constant, k, from proton and
*11/T [10%1










Figure 13: Normalised current annealing as a function of the rescaled time ·c
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at 2OC. If the one month is reduced to 3 days curve d) would correspond to OC curve.
operation for a) constant OO b) Constant IOC c) Constant 2OC d) OC except for 1 month
Figure 15: Calculated depletion voltages as function of radius after ten years of
rad i us [ cm l
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Figure 14: Fluence dependence of the charge collection efficiency
om [10cml12 `2








Figure 17: As for tig.l6 but for leakage current per channel.
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Figure 16: Development of radial distribution of depletion voltages.
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deposition and full charge measurement determined the choice of a fast frontend low
power consumption. Simplicity, limited sensitivity to time fluctuations of the charge
CMOS technology was the obvious choice for building a large area chip with minimum
readout chip with the preamplifier integrated with the signal processing device. The
For simplicity and high yield at the construction level we aimed at a single CMOS
[1,2], is illustrated in figure 19.
architecture which is under development, already described in the previous reports
reduction and radiation tolerance with a low maintenance system. The electronic
The RD2 design aims at the achievement of the appropriate signal to noise, data
2.2. Electronics and Readout Studies
uncertainty added in quadrature.
on model parameters. Vertical hatched region with the additional fluence calculation
Figure 18: Depletion voltage distribution. Horizontal hatching due to statistical errors
r a d i u s [ c m 1





technology and they are used as test vehicles for the process evaluation (RD-9).
Some components of the frontend are also developed in the THOMSON HSOI3HD
(APC3-RH). Full characterization before and after irradiations are now in progress.
The APC-3 chip has been fabricated in the ALVSIRA Harris radhard technology
evaluation of a sparse data scan system adapted to the frontend electronics.
A specific chip (SPARSE) has been designed and submitted to fabrication for the
readout. This chip is presently in fabrication.
providing all the functionality required by LHC operation except for the sparse
These structures and the ADC are now being included into a new chip, ADAM,
ranges, has been fabricated and tested.
A fast, low power ADC, CRIAD, with 6-bit precision and four possible dynamic
The noise figure is reduced to ENC = 800 el r.m.s. + 80 el mis/pF.
the storage of more than 95% of the charge within a single clock period at 40 MHz.
amplifier, NICON, associated with a new analog memory structure, DHARP, allows
tracking applications with silicon strips detectors. The new, fast CMOS front end
. The front end amplifier and the analog memory structure have been optimized for the
(DYN-1, APC-3). Complete testing were performed at 40 MHz clock rate.
Integration of on-chip logic control for the analog memory with two prototypes chips
according to fig. 19 was achieved with the following new developments :
In 1993, a major step towards the realization of a complete electronics readout chain
the other hand.
structures on one hand and improving the performances of the individual elements on
consumption. These aims are followed in parallel, developing fully functional
the design performances in terms of speed, noise, radiation tolerance and power
are the integration of the basic elements into functional chips and the achievement of
The two guidelines followed in the implementation of prototypes of this architecture
Fig.l9 : .The RD2 signal processing architecture
chip controllerLHi;;;‘:??(m€m0FY ¢¤¤¢r¤l|;
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reduce the size of the control part and to study possible ways to limit the power
takes advantage of the reduced number of transistors in dynamic logic stmctures to
same time two adjacent cells of the analog memory. Another prototype, DYNl [33],
mechanism logic is organized such that one functional unit of this logic controls at the
memory array. The APC3 prototype [32] includes a memory controller where the skip
high transistor density required to perform the control in real time of the large analog
level 1 triggers. A major difficulty for the memory management consists in the very
memory to 128 cells in order to accept longer trigger latencies and could accept many
with the integration of on-chip logic control. These designs extended the depth of the
In 1993, a major step towards the realization of the final architecture was achieved
2.2.1.1.0n chip logic :APC3 and DYN1
2.2.1. FRONTEND ELECTRONICS DEVELOPMENTS





chidf- Ichir>l(—l chi ROC
commitment of the collaboration for 1994 and 1995
telescope composed of prototype modules for the ATLAS Silicon Tracker is a major
fundamental step in the validation of the RD2 design. The realization of a ICSI beam
with full readout into a board satisfying the full mechanical specifications is a
The construction of a functional prototype integrating our signal processing electronics
10 ps, as required for the proposed LHC detectors triggering scheme.
This readout concept has been modeled [31] giving an average readout time less than
and formats the data coming from the bus before transmitting it on the optical fibre.
one, and the procedure continues until the token is back to the ROC. The ROC buffers
transmission is completed, each ADAM chip sends the readout token to the following
chip in the ring to send on the bus data from the first available event. When data
each sample to be processed the ROC starts a readout sequence by enabling the first
trigger signals from optical links and broadcasts them to the 8 chips on board. For
controller (ROC) as illustrated in figure 20. The ROC receives the master clock and
chip. In each board 8 ADAM chips will be connected in a token ring to a readout
A complete readout concept has started to be developed around the ADAM frontend
25













major components of this logic are shown in figure 22.
digital section with the memory management logic that is common to all channels. The
section containing the pre-amplifiers, analog memory array, and multiplexer and a
the remainder of that year both at RAL and at CERN. The chip consists of an analog
data from a level l trigger. It was fabricated at the beginning of 1993 and tested during
The "APC3" chip was designed to integrate the digital logic necessary to retrieve the
A negative signal applied to correspond to the second trigger.
Four time slots stored for each trigger
Fig 21 : Readout after two close triggers.
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stored for each trigger. A negative signal was applied to correspond to the second
shows the readout after two close triggers have been applied. Four time slots were
seen on the DYN1 chip at 40 MHz continuous clock rate. The oscilloscope picture
consumption of the digital functions. Figure 21 illustrates the multiple trigger capability
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of chips.
consumption are understood and the solutions implemented in the following generation
limitations found for the pedestal variations, the noise performance and power
memory together with all the necessary digital control logic in a single chip. The
The APC3 chip has successfully demonstrated the implementation of an analog
analog front end.
equates to 12.5 mW per channel with the majority of the power being consumed in the
The total power consumed is 334 mW, of which 78 mW in the digital sections. This
the whole chip.
output values obtained for 100 samples. The chip exhibits a 1% uniformity in gain over
measured for the same charge stored. Figure 24 shows a histogram of the spread of
To determine the gain uniformity across the chip, the output from each time slot was
electrons.
the charge integrated over 3 time slots, is 34.4 mV for an input value of 22,000
was integrated over 3 time slots. The gain of the full processing chain, calculated from
front—end and the analog memory array, typically 45ns, the charge injected at the input
Due to the long integration time created by the amplifier at the interface between the
input charge.
slots. obtained from 100 time slots for the same
Fig 23 Histogram of noise in 4,000 time Fig 24 Histogram of the output
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2.8 mV r.m.s. for an estimated input stray capacitance of 3 pf.
2 to 126 of each of the 32 channels. The overall average noise level was found to be
and the analog sections of the chip. Figure 23 shows the r.m.s noise level on time slots
pedestal values has revealed that they are due to crosstalk between the address encoder
circuitry implemented on the chip. Investigation of the cause of this increase in
measured on some of our previous prototypes (SITP) [34], but with much less logic
to channel of 8.5 mV and 4.5mV respectively. These values are larger than what was
The pedestal showed an r.m.s. variation from time slot to time slot and from channel
write frequency of 40 MHz and a read frequency of 2.5 MHz.
measurements were performed using continuous write and read operations, with a
performance were made using a VME based data acquisition system. All
digital IC tester at RAL. Then extensive measurements of the chip's analog
The functionality of the digital logic was tested at 66 MHz using a HP82000 200 MHz
27
Horiz. scale : l0ns/square Vert. scale : l0mV/square OCR Output
Figure 26 Voltage Output Of the NICON preamplifier
MIPs charge at the input, which is sufficient for the silicon tracker application.
of the amplifier. The integral non-linearity is measured to remain <2% from 0 to 15
25 ns peaking time is 800 e + 80 e/pF (fig 27). Figure 28 indicates the linear range
of the circuit is measured as low as 400 uW. The noise after a gaussian shaping with
amplitude is 42 mV for 25000 electrons at the input (fig 26). The power consumption
A rise time (10 - 90%) of 13 ns is measured with 8 pF input capacitance. The peak
Figure 25 The Cascoded Grounded Gate amplifier (NICON)
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connection. The NICON circuit has been fabricated in a 1.5 um double poly, double
advantage to compensate the effect of the detector dark current in case of DC input
stabilization by controlling the current source Icomp. This technique offers the
output node bias voltage is stabilized to Vref by the slow amplifier A which does the
channel MOSFET M2 conveys the input current on the integrating output node. The
operates in the weak inversion region, at a drain current Id 2 80uA. The cascode n
MOSFET Ml is a grounded gate transistor with a size W/L= 1500pm/l .5pm and
mode amplifier stage, NICON (see Figure 25). The input device, the n-channel
The ICON front-end amplifier has been improved to a 3 GHz gain-bandwidth current
2.2.2. NICON
28 OCR Output
Figure 28. Linearity of NICON (lMIP= 4fC)
lnpuf Charge (M1?)




with 25 ns shaping time








variation is +/- 2.5 ns.
the trigger. Less than 2% of the maximum charge is lost when the input pulse time
Figure 30 shows the charge collected when the time of injection is varied relative to
charge injection respect to the clock, and the ability to resolve shortly spaced pulses.
A major parameter for a tracker readout at LHC is the sensitivity to jitter in the time of
r.m.s
output is 1.5 mV r.m.s. and the offset variation from capacitor to capacitor is 2 mV
a power consumption per channel less than 2 mW ; the common mode noise at the
The characterization shows that the full signal is contained in one readout sample, with
measured on the NICON prototype.
the corrected version to provide analog performances in accordance to the ones
the inputs of the readout amplifier. These problems are now identified and we expect
of mismatch in DC levels and a asymmetry in the implementation of two capacitors at
amplitude and the noise performance did not reach the full specification values because
tested. The chip is fully functional at 40 MHz sampling rate. The measured signal
DHARP, an experimental circuit with 32 channels of 64 cells has been fabricated and
substrate, clock lines or power supplies) is expected.
consecutive samples, a good rejection of parasitic common mode noise (from
samples (25 ns). The differentiation being done by the simultaneous readout of two
(shaping) is thus performed with a shaping time equal to the interval between two
voltage difference between the two consecutive samples. The differentiation process
inputs of a differential readout amplifier. The output of the amplifier represents the
Trigger signal. At read out the two capacitors of a given cell are connected to the
can be protected against further sampling, when it is marked by the positive level 1
The clocking scheme is such that all cells are periodically readdressed. A particular cell
chip contains 64 cells per channel.
stored in the two capacitors Cl and C2 of one memory cell. The experimental DHARP
figure 29. Two consecutive voltage samples Vl and V2 of the NICON output are
technique (CDS). The basic diagram of the analog memory with CDS is shown in
NICON front-end amplifier. The shaping is performed by a correlated double sampling
The analog memory is configured to provide the necessary shaping function after the











ADC in the range previously indicated by the 2-bit flash converter.
of the input signal. The second step is performed by a 6-bit linear charge-redistribution
R-R—6R-24R. This allows a determination of the corresponding range (segmentation)
performed. The dynamic range is divided into four unequal parts by a resistor string
analog—to-digital converter. During the tirst step, a 2-bit flash nonlinear conversion is
The architecture (see figure 32) consists of one track & hold (T&H) and a two-step
has a 32 mV resolution.
provides the maximum resolution (1 mV), while the highest range (512 mV-2.048 V)
dynamic range, each one with a 6-bit precision [35]. The lowest range (0-64 mV)
CRIAD is a piecewise linear Analog-To-Digital Converter with four segmented
2.2.4. CRIAD
Figure. 31 Separation of close signals (50ns time interval).
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response of the corrected DHARP.
the memory the two signals are totally separated. The open squares show the expected
and the reconstructed NICON response for two signals injected at 50 ns interval. In
Figure 31 shows the measured output ofthe shaping due to the differential memory,
Figure. 30 Sensitivity t0 fluctuations in the time of charge injection
time, ns
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Horizontal Scale is time, Vertical scale in ADC binary outputs converted in decimal








range value, the 6 last bits are the conversion outputs.
architecture provides a full 8-bit digitized output at each clock cycle. 2 bits indicate the
cycles (l clock cycle for sampling and 6 clock cycles for 6-bit digitization). This
FADC. Each ADC makes a comparison decision each clock cycle, and requires 7 clock
charge—redist1ibution A/D (ADC l to 7 on figure 32) converters are needed behind the
In order to reach the required data throughput of the system, seven time-interleaved
Fig. 32 Architecture of the piece wise linear ADC
ADCs
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Analog multiplexer; D — ADC; E - Readout FIFO and Control; F - I/O adapted for
main functional units (see figure 34): A - Front-end amplifiers; B - Analog memory; C
blocks composing the RD2 signal processing architecture. It consists of the following
represents a major step towards integration in a single structure of all the building
The ADAM chip (Atlas Digital read out Analog Memory) currently under design
2.2.6. ADAM
collaboration.
technology. These efforts are grouped and will be reported within the RD9
analog memory elements. The CRIAD ADC is currently under design in this
technology. These include the NICON preamplifier, and different schemes for the
Parts of the RD2 frontend have been implemented in the THOMSON HSOI3HD
2.2.5 .2.HSOI3HD Radiation Hard Technology
which may result from the irradiation.
characterized again to evaluate the degradations in speed, noise, power consumption
progress to characterize the analog performance. The chips will be then irradiated and
the digital circuitry on the chip is fully functional at 40 MHz and tests are now in
1.5pm bulk CMOS process. Initial test results on the APC3RH chips have shown that
process, and it is relatively easy to convert designs from the non rad hard Mietec
non "rad hard" technology. The Harris AVLSIRA process is a 1.2pm bulk CMOS
design to provide a good comparison of the performance of the "rad hard" verses the
fabricated in this process. The design of this chip is very similar to the original APC3
tolerant front end electronics a 16 channel version of APC3 "APC3RH" was
In order to evaluate the suitability of the Harris AVLSIRA process for radiation
2.2.5.1 Radiation Hard Versions of APC3 chip (APC3RH)
2.2.5. RADIATION HARD DEVELOPMENTS
reduction in power consumption.
part could be removed from the final electronics implementation with the consequent
range. If a 6 bit dynamic range is sufficient in the readout of a tracker at LHC, the flash
characterization of the analog performances, including noise, pedestals and dynamic
The CRIAD structure, implemented in the ADAM chip, will allow the full
signal amplitude is observed.
automatic segment switching. The variation of the quantification step depending on the
digital outputs of the ADC running at 5 Msamples/sec with the flash part operating and
shows a 6 KHz, sinusoidal signal with 800 mV amplitude, reconstructed from the
The CRIAD has been fabricated and tested, table 6 summarizes the results. Figure 33
Table 6 :. CRIAD experimental results.
1.5 um CMOSTechnolo
5 mm2Active area
Power consumption 25 mW
: 2.5 VPower Supply
0 to -2.048 VInput Range
33 OCR Output
sent to the chip, with a delay equal to the required trigger latency. In this way the
write and trigger pointers. During the initialization/reset procedure both signals are
know the trigger latency. Two independent signals (Reset_l and Reset_2) reset the
To address the correct time column when receiving a LVLI trigger, the chip must
output signal (REO) that allows to daisy-chain the readout of different chips.
least one complete time frame. At the end of a frame transmission, the chip emits an
bus at 10 MHz (80 Mbits/sec). The transmission only starts when the FIFO contains at
An external request (REI) signal generates the readout of one time frame on an 8-bit
determined by the depth of the address FIFO.
33 bytes are free on the output FIFO. The total number of pending time samples is 16,
relative to further requested time samples remain pending in the analog memory until
output FIFO is 66 bytes deep and can store up to two complete time frames. The data
digitization cycle, consisting of the memory address and the 32 digitized values. The
We call "time frame" the set of 33 values stored into the output FIFO during one
chip will then process each time sample as an individual trigger.
case the trigger length must cover as many clock cycles as time samples required. The
chip operation. It is also possible to read several time samples for each trigger. In this
outputs. This allows readout of the ADC data without synchronization to the internal
to one sampling of the 32 channels. The output FIFO finally stores the digitized
multiplexer then transfers serially to an on-chip ADC the analog values corresponding
FIFO and points to the appropriate column location in the analog memory. The analog
process, the chip control copies the value of the requested address into the output
Digitization takes place if this address FIFO is not empty. During the digitization
controller, stores the address of the corresponding locations of the analog memory.
When the chip receives a trigger signal, an address FIFO, that is part of the memory
electronics.
positive level 1 trigger signal. The chip does not yet include the sparse data scan
analog memory allows a selective readout of the voltage samples belonging to a
MHz and then stored on capacitors in the analog memory. The control logic of the
charge signal within 20 ns. The corresponding output voltage signal is sampled at 40
The NICON, implemented as a front end amplifier for each channel, integrates a
Figure 34 Logic diagram of the ADAM chip
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Table 7. ADAM specifications OCR Output
R/O Buffer (FIFO) 66 words of 8 bits 10 Ml-Iz readout
* ADC See CRIAD
Drive: 10 pF max. Current drive < 50p.A.
Speed: 5 MI-Iz;
Analog Mux
Address FIFO 16 words * 7 bits
Cap. Value 2 x 0.2 pF
Dimensions: 112 cells of40],1m x 100um
Analog Memory
S/N 18@Cdet= 10 pF
Detector dark current: 10pA
Noise: 800 el. + 80 el./pF
Coupling: AC or DC
Rise Time: 13 ns (10-90%)
Front-end Amplifier
Number. of channels: 32
Power Cons.: < 2 mW/ channel
Clock Speed: 40 MI-Iz
Supply Voltage: 0-5V (:0.5V)
General:
positions. Table 7 summarizes the specifications of the ADAM chip
trigger pointer will be lagging behind the write pointer by the correct number of
35 OCR Output
observed thereafter during several months of continuous operation, and compared with
neutrons (2xlOn/cmand 10n/cmrespectively), and their performance will bel 3 2 14 2
Oxford groups. Two samples of l0 LEDs each will be irradiated at ISIS (RAL) with
environment of the inner tracking detectors at LHC has been started by the Bern and
An extensive study on the radiation hardness and the lifetime of LEDs in the
errors.
related with LEDs, optical fibres, receivers and associated electronics, transmission
The university of Bern assembled an optical link test bench to study the basic problems
2.2.8. OPTICAL DATA TRANSMISSION
The chip was submitted for fabrication to MIETEC in July 1994.
contain error flags to indicate conditions like data lost because the piepline was full.
subsequent output. The sparse logic also creates a header for each event which can
The digitised data is stored in a FIFO together with the encoded channel number for
for low occupancy events is short compared to the mean time between level l triggers.
empty channels can be skipped in one clock cycle thus ensuring that the readout time
The data for valid channels is fed into a 10 MHz ADCby an analogue MUX. Sucessive
triggered bunch crossing
output the same channels as for the subsequent bunch crossing to that following a
• output all channels
• bad channel masking
also allows for
operation only channels flagged as valid by the discriminators are output but the logic
The discriminators set registers which control which channels are readout. In normal
subtractions.
contain switched capacitor arrays which can be used to make analogue pedestal
to have a very low average power consumption of <l0OuW. The discriminators
be readout. The settling time for discriminators is lus The discriminators are designed
There is one discriminator per input channel which determines which channels should
Figure 35. Sparse data readout chip design
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The overall archtitecture is illustrated in fig. 35
the pipelines and output digitised data for channels flagged as valid by discriminators.
A sparse data readout chip has been designed to take analogue data from the output of
2.2.7. SPARSE DATA READOUT
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whilst standard LEDs will be mounted on the "optical fanout" boards. Also the
On the ROC side, a radiation hard, pigtailed LED will be used for the optical readout,
clock.
ROC/module/receiver chain. An on-board 80 MHz oscillator provides the master
outputs are connected to number of "optical fan/out" boards, each driving one
The controller board concentrates the management of the system. The controller
detector boards isolated from the DAQ electronics.
Optocouplers are used for these control lines, in order to keep the ROCs and the
signals respectively, and 3 additional control lines for initialization of the system.
Each prototype board will need 3 optical links, for the readout, clock and trigger
blocks belonging to different triggers.
end of the data the ROC transmits at least two zero bytes in order to separate data
bits of event count plus 3 bits indicating the number of time slots that follows. At the
synchronize the receiving end and a one word header. The header simply consists of 4
Before transmitting the data for each trigger the ROC also transmits a preamble to
described before, will be used for the readout of the prototype modules (see figure 36).
A prototype ROC, implemented in discrete components following the specification
the readout can run at full speed until the memory is full.
contains the optical receiver and enough memory to store up to 1000 events, such that
from the chips to a VME receiver card through an optical fibre. The receiver board
36). An off-board Read Out Controller (ROC) reads each module and transfers data
We plan to install a beam telescope consisting of three prototype modules (see figure
electronics will therefore equip only part of the strips of each detector.
detectors with 256 strips and 8 signal processing chips of 32 channels each . The
satisfying the full mechanics specifications [l ]. Each prototype module holds 4 silicon
integrate our advanced signal processing electronics and readout scheme on a board
We intend to construct prototype modules for the ATLAS Silicon Tracker that
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2.2.9. THE SILICON TRACKER PROTOTYPE
the aging of the LEDs will be accelerated by increasing the temperature.
operated at similar temperature (about l0 OC) like the inner tracker at LHC, thereafter
a sample of not irradiated LEDs. During the first three months, the LEDs will be
37
Figure 37 A Typical test setup OCR Output
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the system described for the Silicon Tracker Prototype.
in various environments (bench tests, beam tests, laser tests) and is appropriate to drive
applications to the general monitoring and display tasks. It has been successfully used
acquisition and monitoring modules can be defined for interfacing specific chip readout
the system for driving a variety of control boards. In the same way different data
analog memory characterization. Different software modules can be easily inserted into
It provides run control, histogram management and pedestal banks appropriate to the
runs and test benches. Gollum is written in the LabVIEW environment on a Macintosh.
The Gollum data acquisition system has been developed for previous RD2 test beam
2.2.10. DATA ACQUISITION
stored in the memory as well as the parity bit itself.
is accessed in a FIFO mode. A parity check is performed on board and the result is
The receiver is a VME slave board consisting of an optical receiver and a memory that
both ends.
electronics hut and the ROCs, in form of a rugged optical cable with ST-connectors on
in optical connectors. Nine 50p-core multimode fibres will be installed between the
integrated PIN-diode/preamplifier receivers will be commercial components, mounted
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PROPOSEO SEHEME FOR KPPTON EPNOUT ON MOOULE 1 PROTOTYPE
Figure 40: Details of module
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that both options can use the same local supports.
mounting tool to give precise alignment. This is the same principle as for option 1, so
the adapters of fig. 2. All adapters of one row are glued to the LS in one step, using a
very thin skins (0,1 mm) of the local support. Therefore these holes are incorporated in
Material tests have shown, that it is very difficult to drill precise holes into the
two Si-crystals of an electrical unit.
The carbon fibre bars also mechanically reinforce the connection between the
The connection is closed by 4 1 mm screws as shown in fig. 42.
pins which are received by matching holes in the adapters on the local support.
The modules are positioned on the local support via 2 bars, carrying precise
construction has led to the following concept for module positioning.
Trying to save material and radiation length as well as complexity of
bump technique.
The front end chips are bump bonded to the electronic board with a solder
an electrical unit is achieved by Polymer Flip Chip.
As described in [2] the interconnection between the two Si-crystals constituting
Silicon from bonding it is reinforced with two CF-connection bars.
fig.43 to maintain the pressure needed for the conductive rubber. To protect the
conductive rubber. Electronic board and Si-unit are screwed together as shown in
The connection between the Si·unit and the electronics board is realized with a
assembly and repair.
has been replaced by a conductive rubber. This leads to further modularity and ease of
To further reduce the complexity of the connection scheme, the pin connector
tumed to allow insertion of the modules.
The return pipe is mounted in the same adapter as the inlet pipe. lt can be
touch all FE-chips.
The FE-chips are cooled by the retum flux of the same pipe which is curved to
is flexibly supported by a lever from the lower part of the adapter seen in figure 42.
The Si-detectors are cooled by the Al pipe running underneath the detectors. It
save the radiation length of the heatpipe foreseen in the old version of [2].
pipe as shown in figifl. By using the pipe directly to cool the FE-chips, it is possible to
Bending tests with the 1 mm Al pipe have shown, that it is possible to bend a
the cooling system is principally the same as described in [2]
fig.4l.
improved in several points. A picture of a prototype with two modules is shown in
The second method is a development of option 2 from [2]. lt has been modified and
42 OCR Output
Figure 4} Prototype of option 2 with two modules mounted on a local support
43 OCR Output
details of the conductive rubber interconnection
Figure 43: r-z cross-section through silicon-e1ectronics—board connection, showing
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Figure 45 Cross section of test board for cooling measurements
Cooling Pipe: Al 1.2 X l.2 mm
Glue (Araldlt)
Cu 70 um OCR Output
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Figure 44 Layout of the test board for cooling measurements
I 20 PTC diodes ( KTY 83) distributed dlong the boord.
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Experimentol bocrd for cooling meosurments.
layer. Cooling is thus through a 50um kapton layer.
lxl mm2, wall thickness 0.lmm was glued from the backside to the upper copper
evenly spaced along the top layer. An aluminium cooling pipe with intemal dimensions
figure 44 and its cross section in figure 45 Twenty flat heaters were glued with epoxy,
cooling performance of the proposed design. The board used for this tests is shown in
An experimental simulation of the module circuit board was carried out to test the
2.3.1. Cooling Studies
45 OCR Output
limiting polystyrene granules. respectively.
function of the cooling plant operating temperature, without and with convection
Figure 47 and 48: Temperature difference between input and output of test board as
Tmach,dig
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of less than 5bar.
temperature around O°C with Pins, < IOW, requires a Tmach <-10"C, with a fluid pressure
conditions and the results are shown in figure Cool6(a) and (b). To obtain a board
Board and chip temperatures were measured as a function of Pinst for different cooling
system.
the detector region is important for reducing the heat load on the liquid cooling
outcome of this measurement is that additional cooling in the form of cold gas through
ll.2W being absorbed from the environment (for Tmach = O and Pinst = O). A clear
in the cylinder volume. The result is shown in figure 48, which show that a value of
decrease this power, convection was limited by using light polystyrene granules, placed
the board from the environment was measured to be 31 .5W for Tmch = O°C. To
several values of Pinst, with a cooling liquid pressure of 3bar. The power absorbed by
In figure 47 the dependencies of ( Tom » Ti,.) as a function of Tmach are plotted for
electronics and channel density corresponds to approximately 5W).
Power installed on the board (Pm) was varied from 0 to 45W. (The current
the temperature at the cooling unit (Tmach), which was varied from -20°C to +20°C.
figure Cool3. Input and output pressure and temperature were measured together with
a small nitrogen flux at room temperature flowing in. The cooling system is shown in
measure local temperature. The board was installed inside a large plastic cylinder with
to evaluate heating power. Three sensors were placed near each heater (20 in total), to
output(TUu[) of the board,
The temperature of the cooling medium was measured at the input(Ti,,) and the
Figure 45 Cross section of test board for cooling measurements
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2mm.
equal, l50iun, width. The separation of the data bus from the clock lines was about
lines at a pitch of 400um, with every second connected to ground. and with all lines of
were used to transmit the differential clock signals. The 8-line data bus consists of 17
wide line in layer 3, without additional loading. Two such lines separated by 300um
layers 2 and 3, and layers 3 and 4. The resulting impedance was 5OW for a 200um
separated by a 75 um kapton foil, whereas 2 x 260um of epoxy was used between
simulating the capacitive loading of these lines by the chips. Layers l and 2 are
position SMD capacitors were soldered to the data bus and the clock lines for
signal bus layers, whilst layers 2 and 4 carry ground and power supplies. At each chip
to the final module prototype board. It consists of four layers. Layers l and 3 are
final board. The prototype board used for these measurements was very close in design
measuring signal propagation and cross -talk, with simulated loads expected on the
To determine the performance of the bus a prototype board was fabricated for
the frontend chips.
is being developed for transmitting the fast signals with a minimum of interference to
dominant design issue. For this reason an innovative low level current modesignal bus
the fast clock and control signals well isolated from the sensitive preamplifiers is a
circuitry necessary to support the frontend chip. Theneed to keep stray pick up from
An important aspect of the module construction was to test the necessary auxiliary
2.3.2. Test of Signal Propagation and Crosstalk in Module Circuit Board.
different cooling plant temperatures.
Figure 49(a) and (b) Average board and chip temperatures versus installed power for
,,,m_[w] Pinst,W
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bus measurements simulating real bus operation
Figure50: Current signal source used for Figure 51 Layout of capactive loading for
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Ze.; ,of the capacitively loaded clock line were observed:
obtained. The expected reduction of propagation speed, v, of the effective impedance,
termination of lines, only slightly distorted signals with a risetime of about 3.5ns were
from a current mode signal source was observed along the clock line. With correct
termination resistors. The shape of symmetrical clock signals (40MHz and 66MHz)
chips. Single 25ns wide pulses were used to determine the correct value of the
with 8 capacitors, C=O, 4.7pF and 10pF on each line, at the positions of the frontend
The circuit for testing the clock lines is shown in figure 50. Measurements were made
To measure the crosstalk from the clock to the bus lines and between bus lines.
correspond to the ROC input impedance.
impedance is a necessary ingredient for design the Readout Controller, it should
(typically lOOnA), as a function of the bus terminating impedance. This measured
To investigate the performance of the databus with low level current signals
to make sure that reflections and distortions are acceptable with this bus design.
T0 measure the propagation of the clock signal along the capacitively load line, and
The purpose of the tests was:
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reduction of the space and material required for the bus are on the circuit board.
lines was also found to be acceptable. This is an important result as it may allow the
with only 150pm wide lines at a pitch of 400p.m with no ground lines between the data
crosstalk is completely negligible in this case also. In fact a simplified bus structure
order of magnitude within 50ns, at the time of the "valid data gate". Therefore, the
foreseen). However, crosstalk is largest at the signal transition time and decreases an
at most 4% peal<—to-peak with 50Q termination resistors (which is the worst case
The bus line to bus line crosstalk depends also on the termination, and was found to be
at the l00|.1A signal levels.
view of crosstalk from the clock and trigger lines, the data bus can be safely operated
only required much smaller clock and trigger signal levels. Therefore, from the pint of
measured was 10pA for a differential signal of 50mA. The frontend chips, however,
be very small. With the worst case of 200Q termination, the largest cross talk
The crosstalk from symmetrically driven clock lines to the bus lines was measured to
Figure 52
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resistance for data bus line with 8x4.7pF and 8110 pF.
The output signal time constant vs. loading
approximately 2009 for operation at lOMHz.
pulses at 10MHz showed that the maximum input impedance of the bus receiver is
respectively. These curves and the additional measurements with groups of rectangular
capacitive loading of the bus lines by each frontend chip with 4,7pF and 10pF
termination resistor as a function of the resistor value is shown in figure 52, for
is not necessary. The time constant of the observed exponential signal shape at the bus
relatively low speed operation expected for the data bus (10MB/ s), correct termination
acceptable input impedance of the bus receiver circuit in the ROC. Note that for the
The bus line termination resistor value was varied in order to determine the maximum
figure 51, was used for simulating the current mode data outputs of the frontend ships.
For testing thc performance of the data bus, a 10w current signal source shown in
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Melbourne will also continue.
part of these developments. Module development at CERN, Dortmund, Geneva and
Hamburg, Geneva and Melbourne. Detector manufacturing through MSU is an important
Geneva and RAL. Detector studies for radiation hardness continue at CERN, Dortmund,
The electronics development within RD2 will continue to be pursued by Bern, CERN,
Many other topics
Detailed studies of simple n-type detectors after inversion
Detailed studies of p—type detectors.
costs.
Technology development of the detector manufacturing process to reduce detector
Analysis and further pion irradiations
predictions.
Continued analysis and modeling of relevant data to make more precise damage
Many topics remain to be studied further:
position to continue this work until the focus moves into the ATLAS SCT detector group.
been gained in the past years should be maintained and strengthened. RD2 is in a good
designs and operating conditions for silicon detectors at the LHC. The momentum that has
essential that the work continue in order to define the relevant technologies, detector
Many important questions remain despite of the progress that has been made. It is
Radiation Studies
mechanic specifications appropriate to outer silicon layers. We wish to complete this.
• we are en route towards a fully operational prototype module having electronic and
Modules
• we wish to have an SOI implementation of the chip.
• we wish to add a bipolar frontend to the chain
sparse readout step
• we wish to complete our program with the ADAM chip including the addition of a
Electronics
We request a continuation, to complete the work in progress as follows:
increased effort in ATLAS specific work.
In parallel, member groups are adapting their own research activities in response to their
major work items underway. Discussions about how this occur in detail are in course.
It is essential that the program is supported until an effective conclusion is reached on the
electronics development also falls in this category
remain as generic detector R&D. This especially so for the radiation damage studies. The
category is the module development, beyond the current prototype. Other developments
will naturally and quickly evolve into a direct part of the ATLAS SCT group work. In this
coming year can only be presented in "broad brush". Some of the work we are engaged in
In view of thc changing involvement of groups in RD2 and ATLAS the plans for the
3. Activities for 1994-1995
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Version for BiPolar frontend
Rad-Hard ADAM version
Second round ADAM submission
Electronics 100-150 OCR Output
associated with irradiations
Detector purchases, expenses




previous expenditures by RD2.
merging of some of our current activities into ATLAS. These costs are based upon
CERN for supporting this work will depend crucially on the speed and success of the
presented in the following table. It should be noted , however, that the actual request to
An indication of the costs required to continue the program underway within RD2 is
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